We report on room-temperature negative transconductance (NTC) in axial Si/Ge hetero-nanowire tunneling field-effect transistors. The NTC produces a current peak-to-valley ratio >45, a high value for a Si-based device. We characterize the NTC over a range of gate V G and drain V D voltages, finding that NTC persists down to V D ¼ À50 mV. The physical mechanism responsible for the NTC is the V G -induced depletion in the p-Ge section that eventually reduces the maximum electric field that triggers the tunneling I D , as confirmed via three-dimensional (3D) technology computer-aided design simulations. Since the pioneering work of Esaki on the negative differential resistance (NDR) in highly doped p-n junctions due to interband tunneling of carriers through a narrow potential barrier, 1 NDR and negative transconductance (NTC) devices based on quantum mechanical tunneling have been heavily investigated because of their potential applications in lowpower inverter logic, memory, and high-speed switching circuits.
Since the pioneering work of Esaki on the negative differential resistance (NDR) in highly doped p-n junctions due to interband tunneling of carriers through a narrow potential barrier, 1 NDR and negative transconductance (NTC) devices based on quantum mechanical tunneling have been heavily investigated because of their potential applications in lowpower inverter logic, memory, and high-speed switching circuits. [2] [3] [4] [5] [6] [7] However, most of the early results were based on III-V semiconductors and suffered from the relatively low peak-to-valley ratio (PVR) at room temperature. Since then, many efforts were made to improve the device performance in silicon technology-compatible materials, including Si 8 and Si/SiGe 9 diodes based on forward-biased interband tunneling with improved PVR ($5), Si-based field-effect transistors, [10] [11] [12] as well as new materials such as Ge-on-insulator, 13, 14 and Ge x C 1Àx metal-oxide-semiconductor fieldeffect transistors. 15 Recently, semiconductor nanowires (NWs) have received much attention, and room-temperature NDR was reported in InP, 16 Si, 17 and Si/SiGe 18 NWs. Silicon-based NTC devices operating at room temperature with high PVR would have the added advantage of plausible compatibility with modern silicon technology.
Here, we report on NTC in an axial Si/Ge hetero-NW tunneling field-effect transistor (TFET) structure with PVR >45, a high value for room-temperature operation in any material, but especially in Si. The NTC persists over a large range of drain voltage jV D j down to 50 mV and a reasonably low gate voltage jV G j < 1.5 V. The NTC is repeatable, reproducible from device to device, and is observed in both up and down V G sweep directions, with some hysteresis due to charge trapping at the insulator/semiconductor interface, as verified by technology computer-aided design (TCAD) simulations.
The axial n-Si/i-Si/p-Ge hetero-NWs were grown on Ge (111) substrate by an Au-catalyzed vapor-liquid-solid (VLS) chemical vapor deposition method, 19, 20 The growth details can be found in a previous publication. 21 The p-i-n NW segments were $2.5 lm p-Ge, $1.6 lm i-Si, and $3.4 lm n-Si, with a diameter of $55 nm. The heterojunction transition between the Ge and Si section is estimated to be $20-50 nm wide, comparable to the NW diameter. 22 This relatively sharp interfacial transition from 100% Ge to 100% Si for axial NW growth was achieved by in-situ switching the VLS liquid growth catalyst from Au to AuGa at the start of Si NW growth. 22 A large fraction of the hetero-NWs are kinked at the Ge/Si junction, which could be avoided by optimizing the growth conditions, 20, 22 but they were in fact preferentially chosen during the device fabrication process to help locate the junction for top-gate placement.
After the growth, the NWs were ultrasonically dispersed in isopropanol and spread on a heavily p-doped silicon substrate covered with $100 nm of thermally grown SiO 2 . Contacts to p-Ge and n-Si, doped in the low to mid-10 18 cm À3 range, were realized by e-beam lithography (EBL), followed by e-beam evaporation of 120 nm Ni contact metal and lift-off. Thereafter, $10 nm of high-j HfO 2 was deposited at 200 C by atomic layer deposition, simultaneously annealing the Ohmic contacts. The top gate electrode was fabricated by a second EBL step, 100 nm Ni evaporation and lift-off. The gate was aligned to cover the intrinsic Si section and parts of the n-Si and p-Ge sections, as shown in the scanning electron microscope (SEM) image of the final top-gated device in Fig. 1(a) . Note that compared to the previously reported TFETs fabricated from heteroNWs grown in the same batch, 21 here the overlap of the p-Ge section is larger, which, as discussed below, enables the high PVR of our NTC devices. best subthreshold slope of $55 mV/decade over $3 orders of I D at V D ¼ À0.2 V) followed by current peak at a V P in the 0 < V G < 1 V range, and a strong NTC for V G > V P . Both V T and V P depend on V D , shifting to lower V G as V D becomes more negative. Figure 1(b) shows the simulated band diagram 23 of the device at the center of the channel along the NW axis in the TFET mode, with reverse-bias V D ¼ À0.6 V and V G ¼ 0.5 V, where the i-Si channel under the gate is flooded with electrons. The arrow indicates electron tunneling controlled by the maximum electric field E MAX that, for these bias values, occurs in the narrow-gap Ge drain.
The I D À V G characteristics of our devices on a linear scale, with a constant reverse V D applied to the p-Ge contact while keeping n-Si source and Si substrate grounded and sweeping the top-gate voltage V G are shown in Fig. 2 (several devices were measured and showed similar behavior). Excellent NTC was observed for different V D with PVR ranging from 20 to >45, with the highest PVR of 47.9 observed at V D ¼ À0.2 V. The peak current positions V P and magnitudes vary somewhat depending on whether V G is swept up from V G ¼ À1 V (below threshold voltage V T ) as in Fig. 2(a) , or down from V G ¼ 2.5 V as in Fig. 2(b) . The inset in Fig. 2(b) presents the hysteresis between the upward and downward V G sweeps at V D ¼ À0.6 V. The magnitude of the hysteresis ranges from $0.
We attribute the hysteresis behavior to the charge trapping and detrapping at the Si/HfO 2 and Ge/HfO 2 interfaces, consistent with the TCAD simulations discussed below. It is likely that the hysteresis could be reduced by post-deposition annealing at elevated temperature in N 2 ambient; 24, 25 conversely such charge-trapping-induced hysteresis may have memory applications.
Turning to the physical mechanism responsible for the NTC, we emphasize that, unlike some reported NTC devices where the decrease in I D was due to current diverted to gate leakage, I G , 26 in our device I G < 5 pA for all V G . Therefore, the NTC behavior should be explained by the tunneling at the heterojunction. The physical mechanism responsible for the NTC behavior is as follows: in the V T < V G < V P gate bias range, tunneling current increases as a result of the decreasing of the tunnel-barrier width. However, when V G exceeds V P , tunneling current drops because the gate voltage begins to deplete carriers in the p-Ge section resulting in lower E MAX at the tunneling heterojunction. Note that a weak NTC signature was observed in our previous hetero-NW TFET publication, 21 but the effect is stronger when the overlap of the top gate over the p-Ge section is larger, as in our case here, which further supports the postulated NTC mechanism.
In order to verify our experimental result, 3D TCAD simulations were performed using Synopsys Sentaurus. 23 A two-dimensional cross-section through the middle of the device along the hetero-NW is shown in Fig. 3(a) . The simulation set-up is similar to that described in Ref. 21 , except that the overlap over the p-Ge section of the top gate contact is 20 nm longer, which will effectively deplete carriers in p-Ge section near the junction at high V G . The doping of the p-Ge and n-Si was taken as 5 Â 10 18 cm
À3
. The decay of the doping into i-Si (assumed to be 10 15 cm À3 p-Si due to background doping) was taken as 6 nm per decade of doping and the SiGe transition section was assumed to occur linearly over 50 nm. 22 Since the Ge/high-j surface is known to have a high trap density, 27 which is a main cause of the threshold voltage instability, 28 a positive interface charge density N T $ 10 13 cm À2 was assumed to shift the threshold voltage V T to approximately our experimental value. Figures 3(b)  and 3(c) show, respectively, the spatial distribution of electron band-to-band tunneling generation at the tunneling junction at V D ¼ À0.6 V with V G ¼ 0 V (below V P ) and V G ¼ 1 V (above V P , in the NTC part of the characteristic, see Fig. 1(a) ). As evident from the figure, electrons tunnel from valence band of the p-Ge drain to the conduction band of the i-Si channel and the predicted tunneling generation at V G ¼ 0 V (Fig. 3(b) ) is larger than that of at V G ¼ 1 V (Fig. 3(c) ). The edges of the depletion region, shown by the white line in both figures, indicate how the highly doped drain has been depleted by the electric field due to the higher gate bias at V G ¼ 1 V, resulting in lower E MAX at the tunneling heterojunction and thus decreasing I D .
The resulting simulated I D À V G curves at constant V D are shown in Fig. 4 . As can be seen, the simulation results in Fig. 4(a) are in reasonable quantitative agreement with the measured results in Fig. 2 , including a simulated current PVR in the 10-30 range. Reproducing the hysteresis in the NTC with respect to the V G sweep direction, a slightly higher N T ¼ 1.5 Â 10 13 cm À2 was assumed for the downward V G sweep than the N T ¼ 1.4 Â 10 13 cm À2 for the upward sweep, consistent with the additional charging of the interface by the high I D flowing through the TFET at V G ¼ 2.5 V. 29 As shown in Fig. 4(b) , the location of peak current shifted negatively and the current increases at higher N T , in agreement with our experimental data in Fig. 2 .
In summary, we have demonstrated strong roomtemperature NTC in axial n-Si/i-Si/p-Ge hetero-NW TFETs with HfO 2 gate dielectric. The highest PVR of 47.9 was observed at reverse bias voltage of À0.2 V. We explain it by the V G -induced depletion in the p-Ge section that eventually reduces the maximum electric field, which was confirmed by a 3D Sentaurus TCAD simulation. The ability to achieve a high PVR in Si-based devices at room temperature may be a step towards the realization of its application in logic and memory circuits. for the downward V G sweep than the N T ¼ 1.4 Â 10 13 cm À2 for the upward sweep, reproducing both the hysteresis and the peak current position and magnitude observed in measured data.
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